Details

Hardware Support for a Configurable Architecture for Real-Time Embedded Systems on a Programmable Chip Hardware Support for a Configurable Architecture for Real-Time Embedded Systems on a Programmable Chip

by Isaacson, Spencer W

Abstract (Summary)
Current FPGA technology has advanced to the point that useful embedded SoPCs can now be designed. The Real Time Processor (RTP) project at Brigham Young University leverages the advances in FPGA technology with a system architecture that is customizable to specific applications. A simple real-time processor has been designed to provide support for a hardware-assisted real-time operating system providing fast context switches. As part of the hardware RTOS, the following have been implemented in hardware: scheduler, register banks, mutex, semaphore, queue, interrupts, event, and others. A novel circuit called the Task-Resource Matrix has been created to allow fast inter/intra processor communication and synchronization.
Bibliographical Information:

Advisor:

School:Brigham Young University

School Location:USA - Utah

Source Type:Master's Thesis

Keywords:fpga hardware rtos real time fast context switch register bank task resource matrix embedded computer architecture scheduler assisted

ISBN:

Date of Publication:07/06/2007

© 2009 OpenThesis.org. All Rights Reserved.